Application Ser. No. 09/749,725 Attorney Docket No. 2207/10120

Assignee: Intel Corporation

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the

application:

Listing of claims:

1. (Currently amended) A processor, comprising:

a plurality of pipelined functional units for executing instructions;

a scheduler, coupled to the plurality of functional units, programmed for

independently mapping instructions, received from at least two separate instruction

groups, to at least a portion of the functional units during a first stage;

centralized dispersal logic within the scheduler to deliver the instructions to

the at least a portion of the functional units via an operation bus;

wherein the scheduler is programmed to , in a first stage, map each of at least

two separate instruction groups to at least a portion of the functional units

independently of each other, and based at least in part on functional unit availability

and instruction dependencies, perform a merging and remapping of the at least two

separate instruction groups to the at least a portion of the functional units in a

second stage merge and remap a plurality of instruction subgroups, each subgroup

from a respective separate instruction group, to at least a portion of functional units,

based on functional unit requirements and availability, during a second stage.

2. (Original) The processor of claim 1, wherein the scheduler is programmed

to deliver the instructions to the portion of functional units following merging and

remapping.

2

Application Ser. No. 09/749,725 Attorney Docket No. 2207/10120 Assignee: Intel Corporation

3. (Canceled)

4. (Currently amended) The processor of claim 1, wherein the <u>at least a</u>

<u>portion of the</u> functional units execute an increased number of instructions operating

<u>at a given clock rate</u> instructions from the at least two instruction groups.

- 5. (Original) The processor of claim 1, wherein the instruction groups follow a simultaneous multi-threading structure.
- 6. (Original) The processor of claim 1, wherein the instruction groups are prioritized to prevent pipeline failures during execution of instructions.
- 7. (Currently amended) A machine-readable medium having stored thereon a plurality of executable instructions, the plurality of instructions comprising instructions to:

in a first stage, map each of at least two separate instruction groups to at least a portion of functional units independently of each other; and

based at least in part on functional unit availability and instruction

dependencies, perform a merging and remapping of the at least two separate

instruction groups to the at least a portion of functional units in a second stage

map instructions, received from at least two separate, independent instruction groups, to at least a portion of a plurality of pipelined functional units during a first stage, wherein the instructions are delivered to the at least a portion of the functional units via an operation bus using centralized dispersal logic within a scheduler of a pipeline; and;

Application Ser. No. 09/749,725 Attorney Docket No. 2207/10120

Assignee: Intel Corporation

merge and remap a plurality of instruction subgroups, each subgroup from a

respective separate instruction group, to at least a portion of functional units, based

on functional unit requirements and availability, during a second stage.

8. (Original) The medium of claim 7, wherein said instructions include

instructions to deliver the instructions to the portion of functional units following

merging and remapping.

9. (Canceled)

10. (Currently amended) The medium of claim 7, wherein the instructions

include instructions to execute an increased number of instructions at a given clock

rate at least a portion of functional units execute instructions from the at least two

instruction groups.

11. (Original) The medium of claim 7, wherein the instruction groups follow a

simultaneous multi-threading structure.

12. (Original) The medium of claim 7, wherein the instruction groups are

prioritized to prevent pipeline failures during execution of instructions.

13. (Currently amended) A method for dispersing instructions to be executed

by a processor, comprising:

in a first stage, mapping each of at least two separate instruction groups to at

least a portion of functional units independently of each other; and

4

Application Ser. No. 09/749,725 Attorney Docket No. 2207/10120

Assignee: Intel Corporation

based at least in part on functional unit availability and instruction

dependencies, perform a merging and remapping of the at least two separate

instruction groups to the at least a portion of functional units in a second stage

mapping instructions, received from at-least two-separate, independent

instruction groups, to at least a portion of a plurality of pipelined functional units

during a first stage; and

merging and remapping a plurality of instruction subgroups, each subgroup

from a respective separate instruction group, to at least a portion of functional units,

based on functional unit requirements and availability, during a second-stage;

wherein the instructions are delivered to the plurality of functional units using

centralized dispersal logic within a scheduler of the processor, via an operation bus.

14. (Original) The method of claim 13, further comprising: delivering the

instructions to the portion of functional units following merging and remapping.

15. (Currently amended) The method of claim 13, wherein the step of merging

and remapping includes merging and remapping the instructions to the portion of

functional units to allow execution of an increased number of instructions at a given

clock rate at least a portion of functional units execute instructions from the at least

two instruction groups.

16. (Canceled)

17. (Original) The method of claim 13, wherein the instruction groups follow a

simultaneous multi-threading structure.

5

Application Ser. No. 09/749,725 Attorney Docket No. 2207/10120 Assignee: Intel Corporation

18. (Original) The medium of claim 13, wherein the instruction groups are prioritized to prevent pipeline failures during execution of instructions.